VHDL100进制计数器_vhdl100进制计数器
VHDL100进制计数器由刀豆文库小编整理,希望给你工作、学习、生活带来方便,猜你可能喜欢“vhdl100进制计数器”。
ibrary ieee;use ieee.std_logic_1164.all;use ieee.std_logic_unsigned.all;entity cdu100 is
port(CLK:in std_logic;
Q:inout std_logic_vector(7 downto 0);
COUT:out std_logic);end cdu100;architecture three of cdu100 is signal cout1,cout2:std_logic_vector(3 downto 0);begin
Q
then if(cout2=9 and cout1=9)then cout2
else if(cout1=9)then cout2
else cout2
end if;
end if;end if;if(cout2=9 and cout1=9)then COUT
《VHDL100进制计数器.docx》
将本文的Word文档下载,方便收藏和打印
推荐度:
点击下载文档
[其他范文]热门文章